Single Chip Hardware Support for Rasterization and Texture Mapping
نویسنده
چکیده
Today's interactive 3D-applications on Pes demand efficient hardware support for functionality, e.g. shading and texture mapping. In this paper, I present an ASIC that integrates most of the 3D-reIated functionality defined in Intel's de-facto standard 3DR. As the chip was designed for real time environmental simulation systems, the main focus has been on texture mapping, which provides the most natural appearance at a moderate effort level. To avoid artifacts during texture mapping, the chip performs bior tri-linear blending on a MIPmap structure. Texture addresses are calculated perspective correct. A crucial problem concerning the tri-linear blending is the necessary data bandwidth between ASIC and the texture buffer. Therefore, I discuss several memory types and architectures for the texture buffer depending on performance, price and board space requirements. A short overview of different system architectures using the ASIC concludes the paper.
منابع مشابه
Decoupling Polygon Rendering from Geometry using Rasterization Hardware
The dramatically increasing size of polygonal models resulting from 3D scanning devices and advanced modeling techniques requires new approaches to reduce the load of geometry transfer and processing. In order to supplement methods like polygon reduction or geometry compression we suggest to exploit the processing power and functionality of the rasterization and texture subsystem of advanced gr...
متن کاملMIP-Map Level Selection for Texture Mapping
Texture mapping is a fundamental feature of computer graphics image generation. In current PC based acceleration hardware, MIP-mapping with bilinear and trilinear filtering are commonly used filtering techniques for reducing spatial aliasing artifacts. The effectiveness of these techniques in reducing image aliasing at the expense of blurring is dependent upon the MIP-map level selection and th...
متن کاملA Mid-Texturing Pixel Rasterization Pipeline Architecture for 3D Rendering Processors
As a 3D scene becomes increasingly complex and the screen resolution increases, the design of effective memory architecture is one of the most important issues for 3D rendering processors. We propose a pixel rasterization architecture, which performs a depth test operation twice, before and after texture mapping. The proposed architecture eliminates memory bandwidth waste caused by fetching unn...
متن کاملAntialiased Parameterized Solid Texturing Simplified for Consu
Procedural solid texturing was introduced fourteen years ago, but has yet to find its way into consumer level graphics hardware for real-time operation. To this end, a new model is introduced that yields a parameterized function capable of synthesizing the most common procedural solid textures, specifically wood, marble, clouds and fire. This model is simple enough to be implemented in hardware...
متن کاملAn Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors
As a 3D scene becomes increasingly complex and the screen resolution increases, the design of an effective memory architecture is one of the most important issues for 3D rendering processors. We propose a pixel rasterization architecture that performs the depth test twice, before and after texture mapping. The proposed architecture eliminates memory bandwidth waste due to fetching unnecessary o...
متن کامل